include/drivers/serial/pl011.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * pl011.h - PL010/PL011 register defs, shared struct like u-boot
 *
 * Copyright (C) 2026 Bradley Morgan <brads@mainlining.org>
 */

#ifndef _DRIVERS_SERIAL_PL011_H
#define _DRIVERS_SERIAL_PL011_H

#include <stdint.h>
#include <sys/types.h>

/*
 * the PL010 and PL011 overlap in the common registers so one struct
 * covers both, same trick as u-boot's serial_pl01x.c
 */
struct pl01x_regs {
	uint32	dr;		/* 0x00 Data register */
	uint32	ecr;		/* 0x04 Error clear register (Write) */
	uint32	pl010_lcrh;	/* 0x08 Line control, high byte */
	uint32	pl010_lcrm;	/* 0x0C Line control, middle byte */
	uint32	pl010_lcrl;	/* 0x10 Line control, low byte */
	uint32	pl010_cr;	/* 0x14 Control register */
	uint32	fr;		/* 0x18 Flag register (Read only) */
	uint32	reserved;	/* 0x1C */
	uint32	ilpr;		/* 0x20 IrDA low-power counter */
	uint32	pl011_ibrd;	/* 0x24 Integer baud rate divisor */
	uint32	pl011_fbrd;	/* 0x28 Fractional baud rate divisor */
	uint32	pl011_lcrh;	/* 0x2C Line control register */
	uint32	pl011_cr;	/* 0x30 Control register */
	uint32	pl011_ifls;	/* 0x34 Interrupt FIFO level select */
	uint32	pl011_imsc;	/* 0x38 Interrupt mask set/clear */
	uint32	pl011_ris;	/* 0x3C Raw interrupt status */
	uint32	pl011_mis;	/* 0x40 Masked interrupt status */
	uint32	pl011_icr;	/* 0x44 Interrupt clear register */
};

#define UART_PL01x_FR_TXFE	0x80
#define UART_PL01x_FR_RXFF	0x40
#define UART_PL01x_FR_TXFF	0x20
#define UART_PL01x_FR_RXFE	0x10
#define UART_PL01x_FR_BUSY	0x08
#define UART_PL01x_FR_TMSK	(UART_PL01x_FR_TXFF + UART_PL01x_FR_BUSY)

/* drivers/serial/pl011.c */
void pl011_init(uintptr_t base, uint32 clock, uint32 baud);
void pl011_putc(uintptr_t base, char c);
int pl011_getc(uintptr_t base);

#endif